Quantcast Figure 2-2. Detector location - test setup.

 

Click here to make tpub.com your Home Page

Page Title: Figure 2-2. Detector location - test setup.
Back | Up | Next

Click here for thousands of PDF manuals

Google


Web
www.tpub.com

Home


   
Information Categories
.... Administration
Advancement
Aerographer
Automotive
Aviation
Construction
Diving
Draftsman
Engineering
Electronics
Food and Cooking
Logistics
Math
Medical
Music
Nuclear Fundamentals
Photography
Religion
   
   

 

Share on Google+Share on FacebookShare on LinkedInShare on TwitterShare on DiggShare on Stumble Upon
Back
Table 2-1. Tools, Test Equipment, and Material Required for Installation
Up
TM-5-6350-262-14-3 Processor Vibration Signal MX-9442( )/FSS-9 (V) FSN 6350-228-2524 Detector Vibration Signal DT-546 ( )/FSS-9 (V) Manual
Next
Enclosure Installation - TM-5-6350-262-14-30012
Figure 2-2. Detector location - test setup.
NOTE
After each group of four simulated forced penetration attempts prior to a second attempt
Or four simulated forged penetrations) the timing circuit mud be reset by jumpering the
INT test point to signal ground (terminal 8 of TB1`
(3) If a simulated forced penetration is detected, identify the detector location and record the processsor
SENSITIVITY control setting for that location and proceed to the next detector location and repeat the above procedure
until all locations have been tested.
(4) If a simulated forced penetration is not detected, advance the processor SENSITIVITY control to the next
higher setting (that is, from 1 to 2, 2 to 3, 3 to 4, etc.) and repeat steps (2) and (3) above for each higher control setting.
(5) Preliminary adjustments are complete after location testing of all detectors and recording respective
processor SENSITIVITY control settings for each location. The highest processor SENSITIVITY control setting recorded
during the preliminary adjustments will be the final setting after the permanent installation and interconnections.
(6) Disconnect the test setup and retain the fabricated cables for possible reuse during bench troubleshooting
procedures.
d. Processor/Detector Vibration Signal Test. Following the individual test of each detector location (temporarily
interconnected) must be per. formed. This test evaluates the operation with all detectors connected and verifies the
GAIN levels of
2-4

Privacy Statement - Press Release - Copyright Information. - Contact Us

Integrated Publishing, Inc. - A (SDVOSB) Service Disabled Veteran Owned Small Business